

REMARKS

This is in response to the Office Action dated June 22, 2007. Claims 1, 6 and 8 are pending.

Claim 1 stands rejected under Section 102(e) as being allegedly anticipated by Robinson. This Section 102(e) rejection is respectfully traversed for at least the following reasons.

Claim 1 requires that “*the first cell functions as a logic operation circuit for outputting data, and the second cell functions as a driver circuit for driving the logic operation circuit and a data retaining circuit for retaining data output by the logic operation circuit; and wherein the first PMOS transistor and the second PMOS transistor are connected directly in series, and/or the first NMOS transistor and the second NMOS transistor are connected directly in series.*” For example and without limitation, see Fig. 4 of the instant application where the second cell S2 can be used to construct a driver circuit (1a-1e) for driving a pass transistor logic network 2. In addition, the second cell 3 may also be used to construct a data retaining circuit 3 for retaining data (e.g., pg. 43, lines 10-24).

The Office Action contends that the first cell and second cell recited in claim 1 correspond to the barrel shifter 62 and the clocked inverter 66, respectively, in Robinson. In addition, the Office Action contends that the clocked inverter (alleged second cell) 66 functions as a driver circuit for driving the barrel shifter 62 and as a dynamic latch.

However, contrary to allegations in the Office Action, the clocked inverter 66 of Robinson does not function as a driver circuit for driving the barrel shifter 62. The clocked inverter 66 together with a second inverter 67 dynamically latch the output of the barrel shifter 62 (see [0050] of Robinson). See clocked inverter 66 in fig. 9 denoted with reference numeral

70. The clocked inverter 66, 70 receives the output of the barrel shifter 62 as an input IN. Thus, the clocked inverter does not drive the barrel shifter 62.

It appears as if the Office Action contends that the clocked inverter 66 is a driver circuit for driving the barrel shifter 62 because the clocked inverter 66 includes a pull-up transistor 79 and a feedback path exists. However, although a feedback path may be present, such feedback path is only between the output OUT and input IN of the clocked inverter 66, 70. That is, there is no feedback path from the clocked inverter 66, 70 back to an input of the barrel shifter 62 in order to drive the barrel shifter. The pull-up transistor merely performs voltage level restoration at the output of the barrel shifter (see [0053] of Robinson). Accordingly, it will be appreciated that the clocked inverter 66 in Robinson does not function as a driver circuit for driving the barrel shifter 62. Thus, Robinson fails to disclose or suggest that "*the second cell functions as a driver circuit for driving the logic operation circuit and a data retaining circuit for retaining data output by the logic operation circuit*" as recited in claim 1. Because Robinson fails to disclose or suggest this feature of claim 1, the rejection lacks merit and should be withdrawn.


It is respectfully requested that all rejections be withdrawn. All claims are in condition for allowance. If any minor matter remains to be resolved, the Examiner is invited to telephone the undersigned with regard to the same.

YONEMARU
Appl. No. 10/720,764
September 18, 2007

Respectfully submitted,

NIXON & VANDERHYE P.C.

By:


Joseph A. Rhoa
Reg. No. 37,515

JAR:caj
901 North Glebe Road, 11th Floor
Arlington, VA 22203-1808
Telephone: (703) 816-4000
Facsimile: (703) 816-4100